Apple in Melbourne is seeking an experienced ASIC STA Engineer to handle timing sign-off on SoC design projects. The role entails close interaction with RTL designers, CAD, and Physical design teams to ensure high-quality timing constraints.
The ideal candidate will have a BS degree and over 10 years of experience, alongside strong skills in STA tools and scripting languages. This position blends technical expertise with collaborative efforts across teams.
#J-18808-Ljbffr